IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of: Cheng et al.

Application No. 10/749,283 **Filed:** December 30, 2003

Confirmation No. 9850

For: BUILT-IN SELF-ANALYZER FOR

EMBEDDED MEMORY

Examiner:

Art Unit: 2133

Attorney Reference No. 1011-66273-01

CERTIFICATE OF MAILING

I hereby certify that this paper and the documents referred to as being attached or enclosed herewith are being deposited with the United States Postal Service as First Class Mail in an envelope addressed to: COMMISSIONER FOR PATENTS, P.O. BOX 1450, ALEXANDRIA, VA 22313-1450 on the

Attorney

date shown below.

for Applicants

Date Mailed 3/16/0

INFORMATION DISCLOSURE STATEMENT PURSUANT TO 37 C.F.R. § 1.97(b)(3)

COMMISSIONER FOR PATENTS P.O. BOX 1450 ALEXANDRIA, VA 22313-1450

Listed on the accompanying form PTO-1449 and enclosed herewith are several English-language documents. Applicants respectfully request that these documents be listed as references cited on the issued patent.

If the present application was filed after June 30, 2003, copies of United States patents and United States published patent applications do not have to be provided to the Patent Office. This requirement of 37 C.F.R. § 1.98(a)(2)(i) has been waived by the United States Patent and Trademark Office pursuant to the Official Gazette Notice on August 5, 2003 (1276 OG 55). Applicants will provide copies of such patents upon request.

Applicants filed this Information Disclosure Statement ("IDS") before the mailing date of a first Office action on the merits. As a result, no fee should be required to file this IDS.

However, if the Patent Office determines that a fee is required for Applicants to file this IDS,

please charge any such fees, or credit overpayment, to Deposit Account No. 02-4550. A duplicate copy of this Information Disclosure Statement is enclosed.

The filing of this IDS shall not be construed to be an admission that the information cited in the statement is, or is considered to be, prior art or otherwise material to patentability as defined in 37 C.F.R. §1.56.

Respectfully submitted,

KLARQUIST SPARKMAN, LLP

Patrick M. Bible

Registration No. 44,423

One World Trade Center, Suite 1600 121 S.W. Salmon Street Portland, Oregon 97204

Telephone: (503) 226-7391 Facsimile: (503) 228-9446

cc: Client

Docketing

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

Attorney Docket Number	1011-66273-01
Application Number	10/749,283
Filing Date	December 30, 2003
First Named Inventor	Cheng
Art Unit	2133
Examiner Name	

Examiner's Initials* OTHER DOCUMENTS Bhavsar, "An Algorithm for Row-Column Self-Repair of RAMs and Its Implementation in the Alpha 21264", Proc. IEEE Int'l Test Conference, pp. 311-318 (1999). Haddad et al., "Increased Throughput for the Testing and Repair of RAM's with Redundancy," IEEE Transactions on Computers, Vol. 40, No. 2, pp. 154-166 (February 1991). Horstmann et al., "Metastability Behavior of CMOS ASIC Flip-Flops in Theory and Test," IEEE Journal of Solid-State Circuits, Vol. 24, No. 1, pp. 146-157 (February 1989). Kawagoe et al., "A Built-in Self-repair Analyzer (CRESTA) for Embedded DRAMs", Proc. IEEE Int'l Test Conference, pp. 567-574 (2000). Kim et al., "Built In Self Repair for Embedded High Density SRAM", Proc. IEEE Int'l Test Conference, pp. 1112-1119 (1998). Nakahara et al., "Built in Self-test for GHz Embedded SRAMs Using Flexible Pattern Generator and New Repair Algorithm", Proc. IEEE Int'l Test Conference, pp 301-310 (1999). Powell et al., "BIST for Deep Submicron ASIC Memories with High Performance Application", ITC 2003 (to appear) Shoukourian et al., "An Approach for Evaluation of Redundancy Analysis Algorithms", Proc. IEEE MTDT Workshop, San Jose, pp. 51-55, 2001 Venkatesh et al., "A Fault Modeling Technique to Test Memory BIST Algorithms", Memory Technology, Design and Testing, Proc. of the 2002 IEEE Int'l Workshop, pp. 109-116 (2002). Zorian, "Embedded Memory Test & Repair: Infrastructure IP for SOC Yield", Proc. IEEE Int'l Test Conference, pp. 340-349 (2002).		Examiner Name
in the Alpha 21264", Proc. IEEE Int'l Test Conference, pp. 311-318 (1999). Haddad et al., "Increased Throughput for the Testing and Repair of RAM's with Redundancy," IEEE Transactions on Computers, Vol. 40, No. 2, pp. 154-166 (February 1991). Horstmann et al., "Metastability Behavior of CMOS ASIC Flip-Flops in Theory and Test," IEEE Journal of Solid-State Circuits, Vol. 24, No. 1, pp. 146-157 (February 1989). Kawagoe et al., "A Built-in Self-repair Analyzer (CRESTA) for Embedded DRAMs", Proc. IEEE Int'l Test Conference, pp. 567-574 (2000). Kim et al., "Built In Self Repair for Embedded High Density SRAM", Proc. IEEE Int'l Test Conference, pp. 1112-1119 (1998). Nakahara et al., "Built in Self-test for GHz Embedded SRAMs Using Flexible Pattern Generator and New Repair Algorithm", Proc. IEEE Int'l Test Conference, pp 301-310 (1999). Powell et al., "BIST for Deep Submicron ASIC Memories with High Performance Application", ITC 2003 (to appear) Shoukourian et al., "An Approach for Evaluation of Redundancy Analysis Algorithms", Proc. IEEE MTDT Workshop, San Jose, pp. 51-55, 2001 Venkatesh et al., "A Fault Modeling Technique to Test Memory BIST Algorithms", Memory Technology, Design and Testing, Proc. of the 2002 IEEE Int'l Workshop, pp. 109-116 (2002). Zorian, "Embedded Memory Test & Repair: Infrastructure IP for SOC Yield", Proc. IEEE	l .	
Redundancy," IEEE Transactions on Computers, Vol. 40, No. 2, pp. 154-166 (February 1991). Horstmann et al., "Metastability Behavior of CMOS ASIC Flip-Flops in Theory and Test," IEEE Journal of Solid-State Circuits, Vol. 24, No. 1, pp. 146-157 (February 1989). Kawagoe et al., "A Built-in Self-repair Analyzer (CRESTA) for Embedded DRAMs", Proc. IEEE Int'l Test Conference, pp. 567-574 (2000). Kim et al., "Built In Self Repair for Embedded High Density SRAM", Proc. IEEE Int'l Test Conference, pp. 1112-1119 (1998). Nakahara et al., "Built in Self-test for GHz Embedded SRAMs Using Flexible Pattern Generator and New Repair Algorithm", Proc. IEEE Int'l Test Conference, pp 301-310 (1999). Powell et al., "BIST for Deep Submicron ASIC Memories with High Performance Application", ITC 2003 (to appear) Shoukourian et al., "An Approach for Evaluation of Redundancy Analysis Algorithms", Proc. IEEE MTDT Workshop, San Jose, pp. 51-55, 2001 Venkatesh et al., "A Fault Modeling Technique to Test Memory BIST Algorithms", Memory Technology, Design and Testing, Proc. of the 2002 IEEE Int'l Workshop, pp. 109-116 (2002). Zorian, "Embedded Memory Test & Repair: Infrastructure IP for SOC Yield", Proc. IEEE		
Horstmann et al., "Metastability Behavior of CMOS ASIC Flip-Flops in Theory and Test," IEEE Journal of Solid-State Circuits, Vol. 24, No. 1, pp. 146-157 (February 1989). Kawagoe et al., "A Built-in Self-repair Analyzer (CRESTA) for Embedded DRAMs", Proc. IEEE Int'l Test Conference, pp. 567-574 (2000). Kim et al., "Built in Self Repair for Embedded High Density SRAM", Proc. IEEE Int'l Test Conference, pp. 1112-1119 (1998). Nakahara et al., "Built in Self-test for GHz Embedded SRAMs Using Flexible Pattern Generator and New Repair Algorithm", Proc. IEEE Int'l Test Conference, pp 301-310 (1999). Powell et al., "BIST for Deep Submicron ASIC Memories with High Performance Application", ITC 2003 (to appear) Shoukourian et al., "An Approach for Evaluation of Redundancy Analysis Algorithms", Proc. IEEE MTDT Workshop, San Jose, pp. 51-55, 2001 Venkatesh et al., "A Fault Modeling Technique to Test Memory BIST Algorithms", Memory Technology, Design and Testing, Proc. of the 2002 IEEE Int'l Workshop, pp. 109-116 (2002). Zorian, "Embedded Memory Test & Repair: Infrastructure IP for SOC Yield", Proc. IEEE		Redundancy," IEEE Transactions on Computers, Vol. 40, No. 2, pp. 154-166
Proc. IEEE Int'l Test Conference, pp. 567-574 (2000). Kim et al., "Built In Self Repair for Embedded High Density SRAM", Proc. IEEE Int'l Test Conference, pp. 1112-1119 (1998). Nakahara et al., "Built in Self-test for GHz Embedded SRAMs Using Flexible Pattern Generator and New Repair Algorithm", Proc. IEEE Int'l Test Conference, pp 301-310 (1999). Powell et al., "BIST for Deep Submicron ASIC Memories with High Performance Application", ITC 2003 (to appear) Shoukourian et al., "An Approach for Evaluation of Redundancy Analysis Algorithms", Proc. IEEE MTDT Workshop, San Jose, pp. 51-55, 2001 Venkatesh et al., "A Fault Modeling Technique to Test Memory BIST Algorithms", Memory Technology, Design and Testing, Proc. of the 2002 IEEE Int'l Workshop, pp. 109-116 (2002). Zorian, "Embedded Memory Test & Repair: Infrastructure IP for SOC Yield", Proc. IEEE		Horstmann et al., "Metastability Behavior of CMOS ASIC Flip-Flops in Theory and Test," <i>IEEE Journal of Solid-State Circuits</i> , Vol. 24, No. 1, pp. 146-157 (February 1989).
Test Conference, pp. 1112-1119 (1998). Nakahara et al., "Built in Self-test for GHz Embedded SRAMs Using Flexible Pattern Generator and New Repair Algorithm", Proc. IEEE Int'l Test Conference, pp 301-310 (1999). Powell et al., "BIST for Deep Submicron ASIC Memories with High Performance Application", ITC 2003 (to appear) Shoukourian et al., "An Approach for Evaluation of Redundancy Analysis Algorithms", Proc. IEEE MTDT Workshop, San Jose, pp. 51-55, 2001 Venkatesh et al., "A Fault Modeling Technique to Test Memory BIST Algorithms", Memory Technology, Design and Testing, Proc. of the 2002 IEEE Int'l Workshop, pp. 109-116 (2002). Zorian, "Embedded Memory Test & Repair: Infrastructure IP for SOC Yield", Proc. IEEE		Proc. IEEE Int'l Test Conference, pp. 567-574 (2000).
Generator and New Repair Algorithm", Proc. IEEE Int'l Test Conference, pp 301-310 (1999). Powell et al., "BIST for Deep Submicron ASIC Memories with High Performance Application", ITC 2003 (to appear) Shoukourian et al., "An Approach for Evaluation of Redundancy Analysis Algorithms", Proc. IEEE MTDT Workshop, San Jose, pp. 51-55, 2001 Venkatesh et al., "A Fault Modeling Technique to Test Memory BIST Algorithms", Memory Technology, Design and Testing, Proc. of the 2002 IEEE Int'l Workshop, pp. 109-116 (2002). Zorian, "Embedded Memory Test & Repair: Infrastructure IP for SOC Yield", Proc. IEEE		Test Conference, pp. 1112-1119 (1998).
Application", ITC 2003 (to appear) Shoukourian et al., "An Approach for Evaluation of Redundancy Analysis Algorithms", Proc. IEEE MTDT Workshop, San Jose, pp. 51-55, 2001 Venkatesh et al., "A Fault Modeling Technique to Test Memory BIST Algorithms", Memory Technology, Design and Testing, Proc. of the 2002 IEEE Int'l Workshop, pp. 109-116 (2002). Zorian, "Embedded Memory Test & Repair: Infrastructure IP for SOC Yield", Proc. IEEE		Generator and New Repair Algorithm", Proc. IEEE Int'l Test Conference, pp 301-310
Proc. IEEE MTDT Workshop, San Jose, pp. 51-55, 2001 Venkatesh et al., "A Fault Modeling Technique to Test Memory BIST Algorithms", Memory Technology, Design and Testing, Proc. of the 2002 IEEE Int'l Workshop, pp. 109-116 (2002). Zorian, "Embedded Memory Test & Repair: Infrastructure IP for SOC Yield", Proc. IEEE		Application", ITC 2003 (to appear)
Memory Technology, Design and Testing, Proc. of the 2002 IEEE Int'l Workshop, pp. 109-116 (2002). Zorian, "Embedded Memory Test & Repair: Infrastructure IP for SOC Yield", Proc. IEEE		
		Memory Technology, Design and Testing, Proc. of the 2002 IEEE Int'l Workshop, pp.
		· · · · · · · · · · · · · · · · · · ·

EXAMINER	DATE
SIGNATURE:	CONSIDERED:

^{*} Examiner: Initial if reference considered, whether or not in conformance with MPEP 609. Draw line through cite if not in conformance and not considered. Include copy of this form with next communication to applicant.